

WO 00/55593 PCT/US00/40038

2 / 62







FIGURE 2
































WO 00/55593 PCT/US00/40038 10 / 62







12 / 62



205

MODULATOR FORCING DOWN

SECOND MODULATOR
FORCE DOWN STATE

VDDA O


VSUM


VSUM

VSSA

FIGURE 12d

FIGURE 12c





205




FIGURE 13






FIGURE 14










FIGURE 16a

FIGURE 16b

SENSING STATE 2	off	off	off	off	ДO	off	동	ио	μο	щo	щo	μο	IJО	JJO	JJO	Б	gu	uo
SENSING STATE 1	off	off	off	Off	no	Б	off	off	off	off	off	off	off	off	off	no	off	on
VOLTAGE EQUALIZATION STATE	off	off	uo	ю	JJO	off	Off	· yo	Jo	JJO	on, then off	Jo	JJO	JJO	JJO	off, then on	uо	off
GRAVITY CANCELLATION STATE	Щo	Jo	uo	uo	JJo	JJo	ДO	уų	off	Эff	ff	uo	off	off	JJ off	off	ь	off
RETURN-TO- ZERO STATE	off	off	off	off	off	off	no	uo	uo	uo	uo	off	off	off	off	off	Б	off
SECOND MODULATOR FORCE DOWN STATE	uo	uo	off	off	off	off	off	off	off	off	off	off	ou	off	off	off	6	off
FIRST MODULATOR FORCE DOWN STATE	off	off	off	off	uo	uo	off	off	uo	off	off	off	off	off	JJO	off	uo	off
SECOND MODULATOR FORCE UP STATE	uo	ио	off	Jю	ДO	Щo	Jo	ДO	JJO	JJO	off	щo	uo	JJo	μο	JJO	ио	Off
FIRST MODULATOR FORCE UP STATE	Jo	off	uo	uo	Щo	JJO	JJO	JJO	JJO	ио	Щo	JJO	щo	JJO	JJO	JJO	uо	off
DUMMY FORCE DOWN STATE	off	off.	off	off	uo	по	Пo	off	ио	JJO	off	ДO	off	off	JJO	Эff	uo	off
DUMMY FORCE UP STATE	Jo	JJO	uo	uo	off	JIO .	Ju	Off	Щo	ь	off	off	off	JJo	Дo	off	6	off
	phsu1	phsu2	phu1	phu2	phd1	phd2	phg1	phg2	phtc	phbc	bhsg	phf	doolyd	phsim	phxbuf	syd	zyd	pha







FIGURE 18

Clock Periods









FIGURE 20

Clock Periods













FIGURE 24






FIGURE 26




FIGURE 27




FIGURE 28




FIGURE 29

Clock Periods




FIGURE 30




FIGURE 31




FIGURE 32




FIGURE 33

Start-Up w/o stray capacitances




FIGURE 34

tart-Up w/stray capacitances




FIGURE 35

Start-Up w/o stray capacitance calibration (Analog Output)






FIGURE 36












FIGURE 39





FIGURE 40







FIGURE 41








FIGURE 43





FIGURE 44

46 / 62






FIGURE 45a

47 / 62





FIGURE 45b

48 / 62



49 / 62




FIGURE 45d










FIGURE 45e












FIGURE 50





FIGURE 51









FIGURE 53

WO 00/55593






FIGURE 55




FIGURE 56

62/62

FIGURE 57

